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[571 ABSTRACT 
A neuristor R-junction is provided by coupling neuris- 
tor lines by paths of varying resistance so that a pulse 
being propagated on one line when coupled to a por- 
tion of the second line through a relatively high resis- 
tive path will place the second line in the refractory 
mode thus preventing the propagation of a pulse 
through that portion of second line; however the same 
pulse coupled to another portion of the second line 
through a lower resistance path will cause a pulse to 
be produced in the second line and propagated in that 
portion of second line which is not in the refractory 
mode. Various logic and storage circuits are included 
in the disclosure. 
11 Claims, 10 Drawing Figures 
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RESISTIVE NEURISTQR JUNCTIONS 
BACKGROUND’ OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under NASA Contract Number 
NGR-50-002- 160 and is subject to the provisions of 
Section 305 of the National Aeronautics and Space Act 
of 1958 (72 Stat. 435; 42 U.S.C. 2457). 
This invention relates generally to circuit applica- 
tions of neuristor devices. More specifically, it relates 
to a neuristor R-junction and circuits incorporating 
such a device. 
H. D. Crane originally proposed the neuristor in his 
paper “Neuristor - A Novel Device and System Con- 
cept,” Proc IRE, Vol. 50, pp. 2048-2060, Oct. 1962. 
Subsequently H. T. Yuan and A. C. Scott reported in 
Solid State Electronics, Pergamon Press (Gr. Brit.), 
Vol. 9, pp. 1149-1 150, 1966, the fabrication and test- 
ing of a superconductive neuristor. In 1969 R. 0. Par- 
mentier in Solid State Electronics, Pergamon Press 
(Gr. Brit.), Vol. 12, pp. 287-297, reported further 
( development of such a device and noted on page 296 as 
follows: 
“This is not to say that all of the problems in the 
design of a neuristor logic system have now been 
solved; quite the contrary is true. For example, if the 
system design is to follow the spcifications of Crane, it 
will be necessary to demonstrate the existence of cer- 
tain specific pulse propagation properties, such as re- 
fractoriness, and to prescribe a means for realizing the 
T- and R-junctions.” 
In August 1973 it was reported in the Proceedings Of 
The IEEE, pp. 1 141 and 1 142 by K. Karawada and T. 
Suzuki that they had achieved neuristor-line operation 
with a plasma-coupled semiconductor device including 
the existence of a refractory period pulse annihilation 
by the collision of two pulses in a line. 
Thus since the publication of the Crane article the art 
has succeeded in developing neuristor devices. If such 
devices are to achieve utility in practical circuits, 
means for coupling one line to another is, as recognized 
by Parmentier, a necessity. 
It is an object of this invention therefore to provide a 
novel way of realizing R-junctions in neuristor devices. 
It is a further object of this invention to provide a 
novel neuristor device which can be assembled into a 
variety of circuits. 
A still fuither object of this invention is to provide 
circuits for the logical handling and/or storage of elec- 
trical signals. 
BRIEF SUMMARY OF THE INVENTION 
The foregoing and other objects of the invention are 
achieved in one embodiment by the provision of a 
plurality of conductive paths of varying resistance cou- 
pling one neuristor line to another. In other embodi- 
ments of the invention, lines so coupled are combined 
to provide other circuits such as logic, signal storage 
and adder circuits. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The invention itself is set forth in claims appended 
hereto and forming a part of this specification, while an 
understanding of various embodiments and aspects 
thereof can be had by reference to the detailed descrip- 
tion taken in conjunction with the drawings in which: 
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FIG. 1 is a diagrammatic illustration of an ernbodi- 
ment of the invention; 
FIG. 2 is an illustration of a suggested symbol for an 
R-junction in accordance with the invention; 
FIG. 3 is an illustration of a suggested symbol for 
T-junction for a neuristor line for use in circuits in 
conjunction with the neuristor lines coupled in accor- 
dance with the invention; 
FIGS. 4(a ) ,  4(b) and 4(c) illustrate schematically the 
different ways in which neuristor lines may be coupled 
to constitute threshold logic circuits useful in conjunc- 
tion with the invention; 
FIG. 5 illustrates schematically how neuristor junc- 
tions in accordance with the invention may be used in 
conjunction with neuristor lines to provide a storage 
ring; 
FIG. 6 illustrates schematically a neuristor junction 
in accordance with the invention used to provide a 
logic OR circuit; 
FIG. 7 illustrates schematically how neuristor junc- 
tions in accordance with the invention may be com- 
bined with neuristor lines and the threshold logic ele- 
ment of FIG. 4( b )  to perform still another logical func- 
tion; and 
FIG. 8 illustrates how junctions and storage circuits 
in accordance with the invention may be combined 
with T-junctions and the illustrated threshold logic 
circuits to form a binary adder. 
DETAILED DESCRIPTION 
For a more complete exposition of the neuristor ref- 
erence is made to the Crane publication referred to 
above. However, in order to pr’ovide an understanding 
of the nature of this invention it may be stated that an 
analogy between the neuristor and a nerve axon has 
been drawn. In the nerve axon and energy discharge at 
one end propagates toward the other end without at- 
tenuation and at a constant velocity so that a signal is 
thereby transmitted. It  is a further characteristic of the 
axon that as the signal is propagated the axon loses it 
ability for a period of time to propagate a succeeding 
signal. This period of time has been designated as the 
refractory time. Thus a neuristor or a nerve axon in the 
refractory mode is incapable of propagating a signal. 
It has been found - experimentally with respect to 
superconductive neuristor devices and theoretically 
with respect to the plasma-coupled semiconductor 
devices discussed in Karawada and Suzuki publication 
- that a signal or pulse of less amplitude than that 
required to achieve propagation from one point to 
another on a neuristor line can nevertheless be suffi- 
cient to place the portion of the. line to which the signal 
is coupled in a refractory mode, thereby rendering that 
portion incapable, for a period of time, of propagating 
any further pulses. Thus by providing a resistive pattern 
coupling between two lines it becomes possible to cou- 
ple a pulse from one line to the other, whereby that 
pulse will propagate along one portion of the line but at 
the same time that same pulse can be used to inhibit 
propagation of the pulse along a second portion of the 
line. 
Turning now to FIG. 1 of the drawing, a first embodi- 
ment of the ivention may be seen. In this embodiment 
a first neuristor line 2 is coupled to a second neuristor 
line 4. The lines themselves may be the superconduc- 
tive lines described in substantial detail in the Parmen- 
tier article cited above. The coupling between lines 2 
and 4 is provided by an amount of normal metal 6 or 
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other resistive material connecting one line to another tor line. Depending, of course, on the nature of the line 
in effect by a plurality of paths of varying resistance - there is a definite propagation velocity. Therefore, 
the resistance decreasing from left to right as shown in when lines are connected to each other in given circuit 
the drawing. arrangement and the phenomena of annihilation by 
As an aid to understanding the operation of the in- 5 collision or refractoriness are relied upon for circuit 
vention, the point A has been indicated on  line 2. Point operation, the length of a line or a section of line under 
B is a junction between line 4 and line 2 wherein there consideration is important. In the drawings illustrating 
is zero or substantially zero resistance. Point D on line the circuit described below it is intended therefore to 
4 indicates the point at which the maximum resistance approximately represent the relative lengths of the 
path is provided between lines 2 and 4 while point C 10 various lines that go to make up the particular circuit 
designates the output end of line 4. described. 
In the operation of this embodiment of the invention, With the foregoing understandings various embodi- 
if a pulse is introduced on line 2 and is of sufficient ments of the circuit aspect of the invention are de- 
amplitude so as to propagate from point A to point B it scribed. Thus FIG. 5 illustrates a storage ring constitut- 
will cause an active pulse to be propagated from point 15 ing an embodiment of the invention and consisting of a 
B to point C on line 4. At the same time, because the neuristor line 20 coupled to a neuristor line 22 con- 
pulse has been coupled to the portion of the line 4 from nected to itself to form a loop and to which are also 
the points D and B through the paths provided by the connected further neuristor lines 24 and 26. The con- 
normal metal 6, some portion of line 4 between points necting junctions are the R-junctions shown in FIGS. 1 
D and B will be placed in the refractory mode so that 20 and 2. It should be appreciated that the shape of the 
no pulse can be propagated on that portion. For the ring constituted by the line 22 is not important. It is 
same reason, if a pulse were introduced on line 4 at shown as circular; however, it could be in the form of a 
point D that pulse would be unable to introduce an rectangle or any other shape in order to conserve physi- 
active pulse on line 2 from points B to A. cal space in an array of such rings. If the line 20 is 
As will become more apparent hereinafter in connec- 25 designated the set input, the line 24 the reset input and 
tion with the explanation of various embodiments of the line 26 the read output, the operation of the ring is 
the invention, the provision of a junction between two as follows. 
neuristor lines and wherein the coupling is a resistive In use a circulating pulse might indicate a logic 1 
pattern extending over a portion of both lines, and 
varies at the point where they are first coupled from a 
weak coupling to a stronger coupling, results in the 
achievement of the R-T-junction described by Crane. 
For ease of explanation of the circuits that follow, the 
symbols shown in FIGS. 2 and 3 will be used, the sym- 
bol of FIG. 2 representing an R-junction in accordance 
with the invention while the symbol of FIG. 3 repre- 
sents a T-junction. The various circuits to be described 
in detail hereinafter will make use of these symbols. 
However, before proceeding to give a description of 
specific circuits representing various aspects and em- 
bodiments of this invention, reference is made to FIGS. 
4(a), 4(b) and 4(c) which illustrate threshold logic 
circuits which may be combined in the various circuits 
described hereinafter with the disclosed R-junction and 
T-junctions. 
In FIG. 4(a) input line 8 is coupled to an output line 
10 by resistance R. If the resistance R is small enough 
an active pulse on line 8 will always trigger a pulse on 
line 10. 
FIG. 4( b) illustrates how this resistive coupling prin- 
ciple can be used to construct a threshold logic circuit. 
The input lines 12,14 and 16 are each coupled through 
a resistor having the value 2R to an output line 18. In 
this arrangement the value of 2R may be selected so 
that an input pulse on any two of the lines 12,14 and 16 
is required to trigger a pulse on the output line 18. 
In FIG. 4(c) the value of the coupling resistors has 
been increased to 3R so that an active pulse is required 
on all three input lines in order to trigger a pulse on 
output line 18. Thus it may be seen, if the letter desig- 
nations used in FIG. 4(a) are referred to, that FIG. 4(b) 
is a logic circuit providing an output under the follow- 
ing circumstances: A.B+BC+CA. In FIG. 4(c) an out- 
put will be produced under the following circum- 
stances: A . B C  
A further aid to an understanding of the circuits 
described hereinafter is an appreciation of the signifi- 
cance of signal propagation velocity in a given neuris- 
while no such pulse indicates a logic 0. If an active 
30 pulse is supplied via the line 20 and its associated R- 
junction 20’ it will cause a pulse to be produced in the 
ring 22 which will circulate clockwise and continue to 
circulate until it is destroyed by collision with another 
pulse or by a momentary interruption in a bias supply 
35 to the ring itself. Each time the pulse being propagated 
in the ring 22 passes the R-junction 26’ of the readout 
line 26 a pulse is produced on that line, thereby permit- 
ting an indication of the contents of the ring. The ring 
may be reset to 0 by causing a clear or reset pulse to be 
40 supplied to the line 24 and be coupled through its R- 
junction 24’ to the line 22. The R-junction 24’ is physi- 
cally arranged to cause the pulse on the reset line to 
propagate in the line 22 in a direction opposite (coun- 
terclockwise) to that traveled by the pulse supplied 
45 from the set line 20. Thus at a certain point it will 
collide with the set pulse and the two pulses will destroy 
each other so that no pulse is circulating in the ring 20 
and a logic 0 is stored. I t  should be noted that the mini- 
mum resistance portion 24’’ of R-junction 24 can be 
50 located near the maximum resistance portion of junc- 
tion 26’ so as soon as the reset pulse enters the R-junc- 
tion 26’ the portion of the output line 26 in contact 
with R-junction will be placed in the refractory mode 
and any set pulse traveling clockwise and about to 
55 enter the junction 26’ will not be propagated on read- 
out as line 26 will have been put in the refractory mode 
because the reset pulse entered the junction 26’ first. In 
this manner the reset time of the ring can be reduced. 
Generally speaking, this figure serves as an illustration 
60 of how an R-junction in accordance with the invention 
can have a resistance pattern of varying length of 
contact with a given neuristor line controlling time, 
synchronization and other parameters of a given cir- 
cuit. 
Thus FIG. 6 illustrates a 2-input or circuit consisting 
of line 28 coupled to a line 30 through an R-junction 32 
as described. In this circuit the inputs are A and B while 
the output is C. If an active pulse is supplied as an input 
65 
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at the input A of line 28 an output pulse will only ap- threshold logic junction 84. Another input to the junc- 
pear at C .  The R-junction prevents the pulse excited at tion 84 is a line 86 from the T-junction 88 to which the 
C from propagating backward to input B. In addition output line 74 of the storage ring 62 is connected. The 
the pulse on line 28 will have placed line 28 and por- third input of the junction 84 is a line 90 being one 
tions of line 30 in a brief refractory mode. Any pulse 5 output of a T-junction 92, the input of which is C .  The 
subsequently supplied on the line at the input B during output of the junction 84 is line 94. 
the refractory period will not excite a second pulse at In addition to the output line 90 the T-junction 92 
output c. BY the Same token, an input Pulse at B on line has a further output 102 to a T-junction 104. Likewise 
30 Will Produce an output at c and at the Same time the T-junctions 80 and 88 have output lines 106 and 
Place a Portion of the line 28 in the vicinity of the '" 108, respectively, constituting inputs to the T-junctions 
R-junction 32 in the refractory mode. Even if Pulses 110 and 112, respectively. A 3R threshold logic junc- 
arrive simultaneously on inputs A and B y  the pulse tion 114 has three inputs, a line 116 from the junction 
emitted at output C will have decayed to a single, nor- 104, a line 118 from the junction 110 and a line 120 
from the junction 112. mal pulse. 
The first R-junction 122 has inputs via the lines 124 
using R-junctions in accordance with the invention in and 126 from the Tljunctions 104 and llo, respec- combination with T-junctions, and the threshold logic tively. A second R-junction 12,B has an input via a line circuits of FIGS. 4(c). As described in the literature, a 130 from the Rljunction 122 and another input via the T-junction consists of three lines directly connected 
together (see FIG. 3). In such a junction a pulse on any A third R-junction 134 couples a line 136 from the one of the lines will always produce a pulse on the other 
to a T-junction 40, while another input line 42 is con- threshold logic junction 114. The line 136 is also cou- 
netted to a T-junction 421. At the junction 40' a line 44 pled to the line 100 by means of a fourth R-junction 
is connected through a resistor 2R to a line 46 and 25 140* 
further line 52 is connected from the junction 421 A and Bi corresponds to ith digit of binary number B, 
through a resistor 2R to the line 46 while a line 54 c1+1 is the carry to ith + 1 digit. As may be seen a pulse 
constitutes the other input to the R-junction 50. The COrresPonding to logic 1 Or Ai, Bi O r  ct Will always 
output of the R-junction 50 is connected to an output 30 produce on line 136. For instance, a pulse at Ci is prop- 
neuristor line 53 and via an R-junction 56 to the line agated via T-junction 92, line 102, T-junction 104, 
46. R-junction 122, line 130 and R-junction 128 to that 
The operation of the circuit of FIG. 7 is as follows. If line. Propagation paths to line 136 for Ai and Bi can be 
an input pulse is supplied to A on line 40 the T-junction similarly traced starting with lines 72 and 74, respec- 
40' will couple that pulse to both of the lines 44 and 48. 35 tively. If any two or all three of the logic inputs Ai, Bi or 
The pulse propagated via line 44 will, however, not be Ci are excited a pulse will be propagated on line 136 via 
effective to propagate a pulse in the line 46 because it the 2R logic gate 114. If a pulse is present only on line 
is coupled thereto by the 2R resistor, and for a pulse to 136 an output will appear on line 140 (Di) via R-junc- 
propagate in the clockwise direction on line 46, the tion 134, line 139 and R-junction 140. However, if 
pulses must be supplied to both A and B. However, the 40 pulses appear on both lines 136 and 138 the pulse on 
pulse supplied to A on line 40 will be propagated via line 138 is coupled to line 136 via R-junction 134 and 
line 48 and the R-junction 50 to the line 53. Once they are both destroyed so that no pulse is transmitted 
propagated in the line 53 it will be further propagated to line 139. 
in the line 58 via the R-junction 56 SO that an output is It is noted Once again that the various lines are of 
Produced at c when there is an input at A but no input 45 such lengths as are necessary to provide for the propa- 
On B. If there has been simultaneous inputs on the lines gation times desired for whatever synchronization is 
40 and 42 at A and B, an active pulse would have been necessary to permit to arrive at certain points to mutu- 
excited On line 46 and propagated in the ally destroy pulses traveling in the opposite direction or 
direction. At the same time a pulse would have been 5o to place a line in a refractory mode. 
More complicated logic circuits can be constructed 15 
20 line 132 from the T-junction 112. 
two lines, Thus in FIG. 7 an input line 40 is connected R-junction 128 to a line 138 from the Output Of the 
another line 48 is connected to an R-junction 50. A still If Ai corresponds to the ith digit of a binary number 
excited On line 53 after being propagated through R- 
junction Line 46 introduces a pulse 
On line 53 via R-junction 56* The pulses moving in 
Another path to line 140 or output D, is provided via 
line 94 and the 3R logic gate 84 so that the simulatane- 
ous presence of Ai, Bi and Ci results in an output at D,. 
be an 55 functions according to the following logic or truth ta- 
opposite directions on line 53 are destroyed by colli- 
output at C if there is a pulse at A but not pulse at B or 
as expressed Logically A.E. We note that proper timing 
of the propagation delays is important in realization of 
A similar explanation pertains if the input pulse con- 
Therefore in its totality the circuits perform logical 
ble. 
in no Output at c. Thus there 
these logic functions. Input Output 
ditions were reversed so that the complete logical func- 60 Bt Ct Di Crcl 
tion of the circuit of FIG. 7 is as follows: A.B+TB. 0 0 0 0 0 
8. The adder illustrated is constituted by a pair of stor- 0 0 1 1 0 
age rings 60 and 62 having set inputs 64 and 66 through I I 0 0 I 
R-junctions 68 and 70, respectively, and read output 65 I I 0 I 
lines 72 and 74 through R-junctions 76 and 78, respec- I 1 I 1 I 
1 0 0 1 0 
0 I 0 I 0 A binary adder may be constructed as shown in FIG. 
I 0 I 0 I 
tively. Line 72 is connected to a T-junction 80, one 
output of which is a line 82 to one input of a three input 
3,9 7 9,602 
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Thus there is a carry, C ,  + I ,  whenever two or more 
input pulses are present. 
It is intended herein to disclose embodiments of the 
novel R-junction and to also disclose other aspects of 
the invention, namely, various embodiments of logic, 
storage and arithmetical which can be constructed in 
accordance with the invention by utilizing the R-junc- 
tion in combination with lines, junctions and logic gates 
of the prior art. It is intended by the claims appended 
hereto and forming a part of this specification to cover 
all variations and embodiments as come truly within 
their scope. 
What is claimed as new and desired to secure by 
Letters Patent is: 
1. A junction for coupling one neuristor line to an- 
other comprising a relatively high resistance path for 
coupling one neuristor line to another at a point of first 
juncture and a relatively low resistance path for cou- 
pling said one neuristor line to said another at a point of 
second juncture. 
2. The junction of claim 1 including a plurality of 
resistive paths for coupling one neuristor line to an- 
other varying from a first relatively high value of resis- 
tance, through various relatively intermediate values of 
resistance down a relatively low value of resistance. 
3. A neuristor junction comprising first and second 
neuristor lines, means coupling said first line to said 
second line providing a resistive pattern varying from a 
relatively high value at a first point of juncture of said 
first and second lines to a relatively low value at a 
second point of juncture of said first and second lines. 
4. The neuristor junction of claim 3 wherein said 
means provides a resistive pattern varying through 
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intermediate values between the relatively high value 
and the relatively low value. 
5. A neuristor junction comprising first and second 
superconductive neuristor lines, means formed from a 
normal metal coupling said first line to said second line 
providing a resistive pattern varying from a relatively 
high value at a first point of juncture of said first and 
second lines to a relatively low value at a second point 
of juncture of said first and second lines. 
6. The neuristor junction of claim 5 wherein said 
means provides a resistive pattern varying through 
intermediate values between said relatively high value 
and said relatively low value. 
7. A signal processing circuit comprising a first neu- 
ristor line formed as a closed loop, a second neuristor 
line, means coupling said second neuristor line to said 
first neuristor line providing a plurality of paths of 
varying resistance from one portion of said first line to 
a portion of said second line. 
8. The signal processing circuit of claim 7 wherein 
the resistance of said paths vary from a relatively high 
value through a range of intermediate values to a rela- 
tively low value. 
9. The signal processing circuit of claim 7 including a 
third neuristor line and a second means coupling said 
third neuristor line to said first neuristor line providing 
a plurality of paths of varying resistance from another 
portion of said first line to a portion of said third line. 
10. The signal processing circuit of claim 8 including 
a threshold logic neuristor gate connected to said first 
neuristor line. 
11. The signal processing circuit of claim 8 including 
a neuristor T-junction connected to said second neuris- 
tor line. * * * * *  
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